What Jobs are available for Mechanical Engineers in India?
Showing 3739 Mechanical Engineers jobs in India
Staff Engineer, VLSI Design Engineering (Analog Design)
Bengaluru, Karnataka
SanDisk
Posted 5 days ago
Job Viewed
Job Description
**Company Description**
Sandisk understands how people and businesses consume data and we relentlessly innovate to deliver solutions that enable today's needs and tomorrow's next big ideas. With a rich history of groundbreaking innovations in Flash and advanced memory technologies, our solutions have become the beating heart of the digital world we're living in and that we have the power to shape.
Sandisk meets people and businesses at the intersection of their aspirations and the moment, enabling them to keep moving and pushing possibility forward. We do this through the balance of our powerhouse manufacturing capabilities and our industry-leading portfolio of products that are recognized globally for innovation, performance and quality.
Sandisk has two facilities recognized by the World Economic Forum as part of the Global Lighthouse Network for advanced 4IR innovations. These facilities were also recognized as Sustainability Lighthouses for breakthroughs in efficient operations. With our global reach, we ensure the global supply chain has access to the Flash memory it needs to keep our world moving forward.
**Job Description**
Successful candidates will work with the Non-volatile Memory Design team to architect, design and develop Nonvolatile memory products utilizing state of the art technologies. In this role you will perform the following duties:
+ Design, simulate, and verify critical circuits like Voltage regulators, LDO, Current and Voltage reference, High Voltage charge pumps, temperature sensors, oscillators etc using industry standard EDA tools.
+ Work with layout engineers and closely interact during the design phase by reviewing layout and providing input as needed and perform post layout simulations (Back-annotation) of Analog blocks.
+ Participate in Full chip verification to ensure analog block functionality at chip level.
+ Build understanding on the analog function/circuit usage in system and its impact on chip power/area/performance.
+ Detailed Documentation of Module specifications, signal list, layout guidelines and Checklist.
+ Propose innovative circuit solutions and design methodologies. Document and present new architectures, new and enhanced circuit designs, and simulation results during design reviews
+ Verify and characterize silicon using lab equipment's and testers. Corelate the simulation data with silicon data and document the learning.
+ Mentor junior engineers to learn and deliver the assignment.
+ Ensure timelines and quality of assigned assignments.
**Qualifications**
+ BTech/MTech from Premier institute
+ 4 + years design experience in Analog Circuits like Amplifiers, Bandgap, LDOs, Oscillators, switching circuit etc.
+ Understanding of layout and its impact on circuits.
+ Well versed with industry tools to do analog design
+ Exposure to full chip simulations
+ Excellent documentation skills, Written and verbal communication skills
+ Good Team player, flexible and adapting to learn outside analog design e.g system integration, silicon validation.
**Additional Information**
Sandisk thrives on the power and potential of diversity. As a global company, we believe the most effective way to embrace the diversity of our customers and communities is to mirror it from within. We believe the fusion of various perspectives results in the best outcomes for our employees, our company, our customers, and the world around us. We are committed to an inclusive environment where every individual can thrive through a sense of belonging, respect and contribution.
Sandisk is committed to offering opportunities to applicants with disabilities and ensuring all candidates can successfully navigate our careers website and our hiring process. Please contact us at to advise us of your accommodation request. In your email, please include a description of the specific accommodation you are requesting as well as the job title and requisition number of the position for which you are applying.
Sandisk understands how people and businesses consume data and we relentlessly innovate to deliver solutions that enable today's needs and tomorrow's next big ideas. With a rich history of groundbreaking innovations in Flash and advanced memory technologies, our solutions have become the beating heart of the digital world we're living in and that we have the power to shape.
Sandisk meets people and businesses at the intersection of their aspirations and the moment, enabling them to keep moving and pushing possibility forward. We do this through the balance of our powerhouse manufacturing capabilities and our industry-leading portfolio of products that are recognized globally for innovation, performance and quality.
Sandisk has two facilities recognized by the World Economic Forum as part of the Global Lighthouse Network for advanced 4IR innovations. These facilities were also recognized as Sustainability Lighthouses for breakthroughs in efficient operations. With our global reach, we ensure the global supply chain has access to the Flash memory it needs to keep our world moving forward.
**Job Description**
Successful candidates will work with the Non-volatile Memory Design team to architect, design and develop Nonvolatile memory products utilizing state of the art technologies. In this role you will perform the following duties:
+ Design, simulate, and verify critical circuits like Voltage regulators, LDO, Current and Voltage reference, High Voltage charge pumps, temperature sensors, oscillators etc using industry standard EDA tools.
+ Work with layout engineers and closely interact during the design phase by reviewing layout and providing input as needed and perform post layout simulations (Back-annotation) of Analog blocks.
+ Participate in Full chip verification to ensure analog block functionality at chip level.
+ Build understanding on the analog function/circuit usage in system and its impact on chip power/area/performance.
+ Detailed Documentation of Module specifications, signal list, layout guidelines and Checklist.
+ Propose innovative circuit solutions and design methodologies. Document and present new architectures, new and enhanced circuit designs, and simulation results during design reviews
+ Verify and characterize silicon using lab equipment's and testers. Corelate the simulation data with silicon data and document the learning.
+ Mentor junior engineers to learn and deliver the assignment.
+ Ensure timelines and quality of assigned assignments.
**Qualifications**
+ BTech/MTech from Premier institute
+ 4 + years design experience in Analog Circuits like Amplifiers, Bandgap, LDOs, Oscillators, switching circuit etc.
+ Understanding of layout and its impact on circuits.
+ Well versed with industry tools to do analog design
+ Exposure to full chip simulations
+ Excellent documentation skills, Written and verbal communication skills
+ Good Team player, flexible and adapting to learn outside analog design e.g system integration, silicon validation.
**Additional Information**
Sandisk thrives on the power and potential of diversity. As a global company, we believe the most effective way to embrace the diversity of our customers and communities is to mirror it from within. We believe the fusion of various perspectives results in the best outcomes for our employees, our company, our customers, and the world around us. We are committed to an inclusive environment where every individual can thrive through a sense of belonging, respect and contribution.
Sandisk is committed to offering opportunities to applicants with disabilities and ensuring all candidates can successfully navigate our careers website and our hiring process. Please contact us at to advise us of your accommodation request. In your email, please include a description of the specific accommodation you are requesting as well as the job title and requisition number of the position for which you are applying.
Is this job a match or a miss?
This advertiser has chosen not to accept applicants from your region.
0
Technologist, ASIC Development Engineering (Design Lead - High-speed IO)
Bengaluru, Karnataka
SanDisk
Posted 5 days ago
Job Viewed
Job Description
**Company Description**
**Company Profile:**
SanDisk Corporation is a leading flash storage company with a diverse portfolio of covering consumer, client and enterprise solutions. Deployed by the largest and most prominent organizations worldwide, SanDisk solutions are everywhere, touching lives and enabling great value from the data they possess.
**Innovating at the Boundaries of Technology:**
Whether in your pocket, home, car, or the cloud, it's likely SanDIsk is with you every step of the way. It's a responsibility we don't take lightly. That's why we are always at the cusp of innovation, pushing the boundaries of technology to make what you thought was once impossible, possible.
We deliver the possibilities of data. YOU define what's possible. The next big thing in data is you! Shape the future & define what's possible. Come shape the future with us. For more information about us, please visit us at Description**
+ Will be part of team responsible for IO and high speed interface solutions for next generation SOCs in advanced CMOS technology nodes.
Will architect IO and high speed interface solutions for SanDisk ASIC controllers.
Will interact with cross-functional teams to define requirements/specs, conceive the optimal solution by evaluating architectures, drive implementation, closely work with layout designers in guiding and reviewing the layouts, ensure timely and high-quality deliverables, extend SOC integration support and review and provide support for post-TapeOut activities such as Silicon characterization .
Provide good technical leadership in problem solving, planning and mentoring junior engineers.
Propose innovative design solutions and design methodologies. Help in building a team and developing processes.
**Qualifications**
Must have
- Bachelors/Masters degree in Electronics & Telecommunication/Electrical engineering
- Working experience (10+ years) in IO including 3-5 years as project leaders
- Should have architected and lead high speed interface design solutions from specification through Silicon debug and characterization
- Should have hands-on experience in TX and RX design architectures for high speed applications such as DDR4/DDR5/HBM/UCIe along with timing budget analysis.
- Should be experienced in high speed design architectures such as SERDES, Equalization schemes
- Should have hands-on experience in IPs such as SSTL, LVDS, I2C, POD IOs, PVT calibration, HV tolerant and Fail-safe IOs, Crystal oscillator etc
- Should have extensive experience in ESD circuits design, Associated ESD guidelines and recommendations in different process nodes, IO and SOC level ESD review and signoff
- Experience in full custom high speed data path design such as DDR/HBM/UCIe PHY will be of advantage.
- Conversant with tools such as Cadence Virtuoso/Synopsys custom compiler/Hspice/Spectre/Finesim including statistical simulation methodologies
- Experience in Mixed-mode simulation and analog/digital co-simulation will be of added advantage.
- Experience in creating EDA model such as Verilog model, Liberty etc will be of added advantage.
-Should have deep understanding and working knowledge of CMOS process including FINFET technologies such as 16nm and the associated DSM issues.
- Very analytical in nature and able to work in a multi-disciplinary environment
- Creative, out-of-the-box thinker with a high level of personal involvement
- Strong theoretical background with a pragmatic approach.
-Good verbal and written communication skills and experience working with different geographies.
- Good mentoring, documentation and presentation skills
**Additional Information**
SanDisk thrives on the power and potential of diversity. As a global company, we believe the most effective way to embrace the diversity of our customers and communities is to mirror it from within. We believe the fusion of various perspectives results in the best outcomes for our employees, our company, our customers, and the world around us. We are committed to an inclusive environment where every individual can thrive through a sense of belonging, respect and contribution.
SanDIsk is committed to offering opportunities to applicants with disabilities and ensuring all candidates can successfully navigate our careers website and our hiring process. Please contact us at ( ) andisk.com to advise us of your accommodation request. In your email, please include a description of the specific accommodation you are requesting as well as the job title and requisition number of the position for which you are applying.
**Company Profile:**
SanDisk Corporation is a leading flash storage company with a diverse portfolio of covering consumer, client and enterprise solutions. Deployed by the largest and most prominent organizations worldwide, SanDisk solutions are everywhere, touching lives and enabling great value from the data they possess.
**Innovating at the Boundaries of Technology:**
Whether in your pocket, home, car, or the cloud, it's likely SanDIsk is with you every step of the way. It's a responsibility we don't take lightly. That's why we are always at the cusp of innovation, pushing the boundaries of technology to make what you thought was once impossible, possible.
We deliver the possibilities of data. YOU define what's possible. The next big thing in data is you! Shape the future & define what's possible. Come shape the future with us. For more information about us, please visit us at Description**
+ Will be part of team responsible for IO and high speed interface solutions for next generation SOCs in advanced CMOS technology nodes.
Will architect IO and high speed interface solutions for SanDisk ASIC controllers.
Will interact with cross-functional teams to define requirements/specs, conceive the optimal solution by evaluating architectures, drive implementation, closely work with layout designers in guiding and reviewing the layouts, ensure timely and high-quality deliverables, extend SOC integration support and review and provide support for post-TapeOut activities such as Silicon characterization .
Provide good technical leadership in problem solving, planning and mentoring junior engineers.
Propose innovative design solutions and design methodologies. Help in building a team and developing processes.
**Qualifications**
Must have
- Bachelors/Masters degree in Electronics & Telecommunication/Electrical engineering
- Working experience (10+ years) in IO including 3-5 years as project leaders
- Should have architected and lead high speed interface design solutions from specification through Silicon debug and characterization
- Should have hands-on experience in TX and RX design architectures for high speed applications such as DDR4/DDR5/HBM/UCIe along with timing budget analysis.
- Should be experienced in high speed design architectures such as SERDES, Equalization schemes
- Should have hands-on experience in IPs such as SSTL, LVDS, I2C, POD IOs, PVT calibration, HV tolerant and Fail-safe IOs, Crystal oscillator etc
- Should have extensive experience in ESD circuits design, Associated ESD guidelines and recommendations in different process nodes, IO and SOC level ESD review and signoff
- Experience in full custom high speed data path design such as DDR/HBM/UCIe PHY will be of advantage.
- Conversant with tools such as Cadence Virtuoso/Synopsys custom compiler/Hspice/Spectre/Finesim including statistical simulation methodologies
- Experience in Mixed-mode simulation and analog/digital co-simulation will be of added advantage.
- Experience in creating EDA model such as Verilog model, Liberty etc will be of added advantage.
-Should have deep understanding and working knowledge of CMOS process including FINFET technologies such as 16nm and the associated DSM issues.
- Very analytical in nature and able to work in a multi-disciplinary environment
- Creative, out-of-the-box thinker with a high level of personal involvement
- Strong theoretical background with a pragmatic approach.
-Good verbal and written communication skills and experience working with different geographies.
- Good mentoring, documentation and presentation skills
**Additional Information**
SanDisk thrives on the power and potential of diversity. As a global company, we believe the most effective way to embrace the diversity of our customers and communities is to mirror it from within. We believe the fusion of various perspectives results in the best outcomes for our employees, our company, our customers, and the world around us. We are committed to an inclusive environment where every individual can thrive through a sense of belonging, respect and contribution.
SanDIsk is committed to offering opportunities to applicants with disabilities and ensuring all candidates can successfully navigate our careers website and our hiring process. Please contact us at ( ) andisk.com to advise us of your accommodation request. In your email, please include a description of the specific accommodation you are requesting as well as the job title and requisition number of the position for which you are applying.
Is this job a match or a miss?
This advertiser has chosen not to accept applicants from your region.
1
Engineering Mechanical Design – Hydraulic
600032 Chennai, Tamil Nadu
Excellence and Eminence LLP
Posted 582 days ago
Job Viewed
Job Description
We are looking forEngineering Mechanical Design – Hydraulic with 3-6 Yrs of Experience for our esteemed client for Chennai Location. Note : Freshers Please Excuse – Please do not apply if you don’t meet minimum experience criteria Key Skills: Creo – Sheetmetal, assembly & Hose/Tube Routings,This is an immediate requirement. Please apply if you can join within 20 days or close to 20 days.Candidate must be willing to work from client location in Chennai. Requirements• Bachelor’s degree (or equivalent) in an accredited Engineering in Mechanical • 3+ Years of experience in Product Design & Development of hydraulic integration components (Hose, tube, Sheet metal, etc)• Strong skills in Creo – Sheetmetal, assembly & Hose/Tube Routings.• Familiar with Hose, Tube manufacturing and assembly process• Broader knowledge and understanding of the Pump & motors, Control Valves, Reservoirs, Cylinders, Accumulators and fluid filters and sizing and selection of the same.• Familiar with different types of connections and standards (ISO, SAE, etc)• Thorough knowledge in Schematic.• Good communication & coordination skillsBenefitsYou will be working with a trusted global product engineering and lifecycle services partner to the world’s most recognized companies in the Aero Engines, Aerospace & Defense, Hi-Tech, Transportation (Auto and Rail), Power and Industrial, Oil & Gas, and Medical Devices industries. With 12K+ experts, and a global presence in 73 locations across 15 countries, it believes that it is at the forefront of the convergence of mechanical, electronics, software, and digital engineering innovations to enable solutions for a safer, cleaner world. A Strong Process based organization Certified for CMMI L5 and multiple other certifications of the process and one of the few organizations which are ranked as best place to work.
Is this job a match or a miss?
This advertiser has chosen not to accept applicants from your region.
2
Design engineering Architect
Hyderabad, Andhra Pradesh
Cadence Design Systems, Inc.
Posted 5 days ago
Job Viewed
Job Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world's most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.
The Cadence Advantage
+ The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact.
+ Cadence's employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees.
+ The unique "One Cadence - One Team" culture promotes collaboration within and across teams to ensure customer success
+ Multiple avenues of learning and development available for employees to explore as per their specific requirement and interests
+ You get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each other-every day.
Job responsibilities:
BE/BTECH/ME/MTECH Or Equivalent Degree
Job description - Memory Design Engineer ( 15-25 yrs )
Location : Hyderabad
Cadence is recruiting highly motivated Memory Designers to work in the Memory IP team based in Hyderabad.
The roles and responsibilities will include the design, simulation and verification of custom memory design blocks.
Job role
+ Circuit design & simulation of memory circuits
+ Characterization
+ Functional simulations and statistical analysis
+ Sign off and release the memory IP s
+ Designing circuits for Memory testchip
+ Silicon bring-up and characterization.
Required Qualifications:
+ Experience in SRAM/ROM/TCAM Memory designs
+ Requires Bachelor/Masters/ PhD in Electrical,VLSI, Microelectronics 15years of experience.
+ Proficient knowledge of and experience with Cadence, Mentor Graphics, Synopsys tools for schematic design & simulations.
+ Experience in timing characterization
+ General concepts around Circuit design, Reliability analysis, Statistical analysis of circuits should be good.
+ Good technical verbal and written communication skills
+ Ability to work with cross functional teams
+ Ability to handle concurrent projects.
Preferred Qualifications:
+ Knowledge in various technologies like Bulk, CMOS & SOI process is desirable
+ Hands on knowledge of state-of-the-art memory or analog design flows
+ Programming experience applicable to design flow automation tasks
+ Exposure to 2nm, 3nm, 5nm technology nodes is an advantage.
+ Exceptional Spoken and Written Proficiency in English
+ Strong analytical and problem-solving skills.
We're doing work that matters. Help us solve what others can't.
Additional Jobs ( Employment Opportunity Policy:
Cadence is committed to equal employment opportunity throughout all levels of the organization.
+ Read the policy(opens in a new tab) ( welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact
Privacy Policy:
Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) ( .
E-Verify Cadence participates in the
E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) ( plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.
Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world's toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.
Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world's most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.
The Cadence Advantage
+ The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact.
+ Cadence's employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees.
+ The unique "One Cadence - One Team" culture promotes collaboration within and across teams to ensure customer success
+ Multiple avenues of learning and development available for employees to explore as per their specific requirement and interests
+ You get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each other-every day.
Job responsibilities:
BE/BTECH/ME/MTECH Or Equivalent Degree
Job description - Memory Design Engineer ( 15-25 yrs )
Location : Hyderabad
Cadence is recruiting highly motivated Memory Designers to work in the Memory IP team based in Hyderabad.
The roles and responsibilities will include the design, simulation and verification of custom memory design blocks.
Job role
+ Circuit design & simulation of memory circuits
+ Characterization
+ Functional simulations and statistical analysis
+ Sign off and release the memory IP s
+ Designing circuits for Memory testchip
+ Silicon bring-up and characterization.
Required Qualifications:
+ Experience in SRAM/ROM/TCAM Memory designs
+ Requires Bachelor/Masters/ PhD in Electrical,VLSI, Microelectronics 15years of experience.
+ Proficient knowledge of and experience with Cadence, Mentor Graphics, Synopsys tools for schematic design & simulations.
+ Experience in timing characterization
+ General concepts around Circuit design, Reliability analysis, Statistical analysis of circuits should be good.
+ Good technical verbal and written communication skills
+ Ability to work with cross functional teams
+ Ability to handle concurrent projects.
Preferred Qualifications:
+ Knowledge in various technologies like Bulk, CMOS & SOI process is desirable
+ Hands on knowledge of state-of-the-art memory or analog design flows
+ Programming experience applicable to design flow automation tasks
+ Exposure to 2nm, 3nm, 5nm technology nodes is an advantage.
+ Exceptional Spoken and Written Proficiency in English
+ Strong analytical and problem-solving skills.
We're doing work that matters. Help us solve what others can't.
Additional Jobs ( Employment Opportunity Policy:
Cadence is committed to equal employment opportunity throughout all levels of the organization.
+ Read the policy(opens in a new tab) ( welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact
Privacy Policy:
Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) ( .
E-Verify Cadence participates in the
E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) ( plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.
Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world's toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.
Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Is this job a match or a miss?
This advertiser has chosen not to accept applicants from your region.
3
Design Engineering Architech
Noida, Uttar Pradesh
Cadence Design Systems, Inc.
Posted 5 days ago
Job Viewed
Job Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Design and implement DFT IP w/ Verilog/SystemVerilog and/or VHDL
- Design and implement RTL for DFT IP incl. POST, IST
- Develop synthesis automation for DFT IP including synthesis and timing constraints, RTL insertion and verification
- Own and maintain, extend, and enhance existing DFT IP like LBIST
We're doing work that matters. Help us solve what others can't.
Additional Jobs ( Employment Opportunity Policy:
Cadence is committed to equal employment opportunity throughout all levels of the organization.
+ Read the policy(opens in a new tab) ( welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact
Privacy Policy:
Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) ( .
E-Verify Cadence participates in the
E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) ( plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.
Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world's toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.
Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Design and implement DFT IP w/ Verilog/SystemVerilog and/or VHDL
- Design and implement RTL for DFT IP incl. POST, IST
- Develop synthesis automation for DFT IP including synthesis and timing constraints, RTL insertion and verification
- Own and maintain, extend, and enhance existing DFT IP like LBIST
We're doing work that matters. Help us solve what others can't.
Additional Jobs ( Employment Opportunity Policy:
Cadence is committed to equal employment opportunity throughout all levels of the organization.
+ Read the policy(opens in a new tab) ( welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact
Privacy Policy:
Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) ( .
E-Verify Cadence participates in the
E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) ( plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.
Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world's toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.
Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Is this job a match or a miss?
This advertiser has chosen not to accept applicants from your region.
4
Design Engineering Architech
Bangalore, Karnataka
Cadence Design Systems, Inc.
Posted 5 days ago
Job Viewed
Job Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Design and implement DFT IP w/ Verilog/SystemVerilog and/or VHDL
- Design and implement RTL for DFT IP incl. POST, IST
- Develop synthesis automation for DFT IP including synthesis and timing constraints, RTL insertion and verification
- Own and maintain, extend, and enhance existing DFT IP like LBIST
We're doing work that matters. Help us solve what others can't.
Additional Jobs ( Employment Opportunity Policy:
Cadence is committed to equal employment opportunity throughout all levels of the organization.
+ Read the policy(opens in a new tab) ( welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact
Privacy Policy:
Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) ( .
E-Verify Cadence participates in the
E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) ( plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.
Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world's toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.
Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Design and implement DFT IP w/ Verilog/SystemVerilog and/or VHDL
- Design and implement RTL for DFT IP incl. POST, IST
- Develop synthesis automation for DFT IP including synthesis and timing constraints, RTL insertion and verification
- Own and maintain, extend, and enhance existing DFT IP like LBIST
We're doing work that matters. Help us solve what others can't.
Additional Jobs ( Employment Opportunity Policy:
Cadence is committed to equal employment opportunity throughout all levels of the organization.
+ Read the policy(opens in a new tab) ( welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact
Privacy Policy:
Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) ( .
E-Verify Cadence participates in the
E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) ( plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.
Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world's toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.
Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Is this job a match or a miss?
This advertiser has chosen not to accept applicants from your region.
5
Design Engineering Manager
Bangalore, Karnataka
Cadence Design Systems, Inc.
Posted 5 days ago
Job Viewed
Job Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Title: Design Engineering Manager
Location: Bangalore
Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world's most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.
The Cadence Advantage
+ The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact.
+ Cadence's employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees.
+ The unique "One Cadence - One Team" culture promotes collaboration within and across teams to ensure customer success
+ Multiple avenues of learning and development available for employees to explore as per their specific requirement and interests
+ You get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each other-every day.
Job Summary:
We have an immediate opening in the Post Silicon Physical Layer Electrical Validation team at Cadence Design Systems Bangalore, for the post of "Design Engineering Manager".
The responsibility entails leading pre silicon Physical Layer Electrical Validation infrastructure development as well as post silicon validation efforts primarily on Cadence's High Speed SERDES Test chips, ie, activities involving (but not limited to) designing the hardware and software architecture required to test the test chips (be it the test PCBs, controlling FPGA platforms, Labview/python automation for controlling the HW etc), defining test plans for rigorously testing the compliance of the Test chips to the Physical Layer Electrical specifications, implementing these tests as planned, generating high quality test reports based on the test results etc.
What we are looking for in potential candidates is listed below.
Minimum Qualifications:
+ 6-10 years (with Btech) or 4-8 years (with Mtech) of experience in Post-Silicon Physical Layer Electrical Validation
+ Deep Physical Layer electrical validation experience on AT LEAST ONE High speed SERDES protocol like PCIe, USB, DP, ethernet, SRIO, JESD204, DDRIO etc
+ Strong hands on Experience in using lab equipment such as Oscilloscopes, Network Analyzer, Bit Error Rate Tester (BERT) etc
Preferred Qualifications:
+ Experience managing small teams (at least 2 members and above)
+ Experience leading the complete post silicon validation efforts for at least one full project
+ 1-2 years of experience in FPGA Design, PCB schematic and layout design & Prototyping
+ Pre-Silicon IP/SoC Physical Layer Electrical Validation experience related to board bring-up & Debug.
+ Familiarity with Verilog RTL coding, FPGA coding, Labview, python, C/C++, TCL
+ Experience conducting hiring interviews and mentoring new hires
+ Candidates are expected to be passionate about analog and digital electronic circuit design aspects as well as signal processing related aspects.
We're doing work that matters. Help us solve what others can't.
Additional Jobs ( Employment Opportunity Policy:
Cadence is committed to equal employment opportunity throughout all levels of the organization.
+ Read the policy(opens in a new tab) ( welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact
Privacy Policy:
Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) ( .
E-Verify Cadence participates in the
E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) ( plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.
Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world's toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.
Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Job Title: Design Engineering Manager
Location: Bangalore
Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world's most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.
The Cadence Advantage
+ The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact.
+ Cadence's employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees.
+ The unique "One Cadence - One Team" culture promotes collaboration within and across teams to ensure customer success
+ Multiple avenues of learning and development available for employees to explore as per their specific requirement and interests
+ You get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each other-every day.
Job Summary:
We have an immediate opening in the Post Silicon Physical Layer Electrical Validation team at Cadence Design Systems Bangalore, for the post of "Design Engineering Manager".
The responsibility entails leading pre silicon Physical Layer Electrical Validation infrastructure development as well as post silicon validation efforts primarily on Cadence's High Speed SERDES Test chips, ie, activities involving (but not limited to) designing the hardware and software architecture required to test the test chips (be it the test PCBs, controlling FPGA platforms, Labview/python automation for controlling the HW etc), defining test plans for rigorously testing the compliance of the Test chips to the Physical Layer Electrical specifications, implementing these tests as planned, generating high quality test reports based on the test results etc.
What we are looking for in potential candidates is listed below.
Minimum Qualifications:
+ 6-10 years (with Btech) or 4-8 years (with Mtech) of experience in Post-Silicon Physical Layer Electrical Validation
+ Deep Physical Layer electrical validation experience on AT LEAST ONE High speed SERDES protocol like PCIe, USB, DP, ethernet, SRIO, JESD204, DDRIO etc
+ Strong hands on Experience in using lab equipment such as Oscilloscopes, Network Analyzer, Bit Error Rate Tester (BERT) etc
Preferred Qualifications:
+ Experience managing small teams (at least 2 members and above)
+ Experience leading the complete post silicon validation efforts for at least one full project
+ 1-2 years of experience in FPGA Design, PCB schematic and layout design & Prototyping
+ Pre-Silicon IP/SoC Physical Layer Electrical Validation experience related to board bring-up & Debug.
+ Familiarity with Verilog RTL coding, FPGA coding, Labview, python, C/C++, TCL
+ Experience conducting hiring interviews and mentoring new hires
+ Candidates are expected to be passionate about analog and digital electronic circuit design aspects as well as signal processing related aspects.
We're doing work that matters. Help us solve what others can't.
Additional Jobs ( Employment Opportunity Policy:
Cadence is committed to equal employment opportunity throughout all levels of the organization.
+ Read the policy(opens in a new tab) ( welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact
Privacy Policy:
Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) ( .
E-Verify Cadence participates in the
E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) ( plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.
Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world's toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.
Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Is this job a match or a miss?
This advertiser has chosen not to accept applicants from your region.
Be The First To Know
About the latest Mechanical engineers Jobs in India !
6
Design Engineering Architect
Bangalore, Karnataka
Cadence Design Systems, Inc.
Posted 5 days ago
Job Viewed
Job Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
-Provide technical leadership in conceptualizing and architecting the frontend digital design of our products, defining micro-architecture and driving successful implementation.
-Mentor and guide the team, drive processes and design principles aimed at achieving high quality designs and PPA.
Should stay abreast with the standard specifications, develop insights into customer requirements and PPA trends and help define product feature roadmap.
-Must have experience of being involved in product development from concept to silicon and must be able to contribute technically across the cross-functions. Should be able to provide technical support for pre-sales and customer enablement.
We're doing work that matters. Help us solve what others can't.
Additional Jobs ( Employment Opportunity Policy:
Cadence is committed to equal employment opportunity throughout all levels of the organization.
+ Read the policy(opens in a new tab) ( welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact
Privacy Policy:
Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) ( .
E-Verify Cadence participates in the
E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) ( plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.
Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world's toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.
Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
-Provide technical leadership in conceptualizing and architecting the frontend digital design of our products, defining micro-architecture and driving successful implementation.
-Mentor and guide the team, drive processes and design principles aimed at achieving high quality designs and PPA.
Should stay abreast with the standard specifications, develop insights into customer requirements and PPA trends and help define product feature roadmap.
-Must have experience of being involved in product development from concept to silicon and must be able to contribute technically across the cross-functions. Should be able to provide technical support for pre-sales and customer enablement.
We're doing work that matters. Help us solve what others can't.
Additional Jobs ( Employment Opportunity Policy:
Cadence is committed to equal employment opportunity throughout all levels of the organization.
+ Read the policy(opens in a new tab) ( welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact
Privacy Policy:
Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) ( .
E-Verify Cadence participates in the
E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) ( plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.
Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world's toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.
Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Is this job a match or a miss?
This advertiser has chosen not to accept applicants from your region.
7
Head - Design & Engineering
Navi Mumbai, Maharashtra
Reliance Bio Energy
Posted today
Job Viewed
Job Description
Job Role:
Lead design and engineering for bioenergy projects, ensuring efficiency, compliance, and sustainability in CBG production, densified biomass, and bio-based manufacturing.
Key Responsibilities:
- Develop standardized, scalable plant designs for bioenergy projects.
- Optimize process flow, automation, and energy efficiency to reduce OPEX and enhance uptime.
- Oversee detailed engineering across civil, mechanical, electrical, and instrumentation domains.
- Integrate IoT, AI analytics, and digital twins for real-time process optimization.
- Ensure compliance with safety, environmental, and technical regulations.
- Work with procurement and construction teams for seamless execution.
- Drive R&D collaboration for bio-methanation, waste valorisation, and emissions control.
Critical Competencies:
- Expertise in process engineering, automation, and plant design.
- Strong understanding of CBG, anaerobic digestion, and bio-manufacturing.
- Experience in multi-disciplinary team management and large-scale EPC projects.
Ideal Background:
- M.Tech/Ph.D. in Chemical, Mechanical, or Process Engineering with 20+ years in large scale bioenergy, oil & gas, or industrial plant design in EPC
Is this job a match or a miss?
This advertiser has chosen not to accept applicants from your region.
8
Sr Design Engineering Architect
Bangalore, Karnataka
Cadence Design Systems, Inc.
Posted 5 days ago
Job Viewed
Job Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Position Description: ( RTL Design Engineer for Interface Controller IP development team.
+ Position is based in Bangalore or Noida.
+ The role is for PCIe Architect with ARM CPU subsystem architecture, including memory subsystem design, IO and cache subsystems.
+ The role would also include design and support of the RTL of the PCIe/CXL/IDE/UALink IP solution of Cadence.
+ The work involved will be addition of new features into the RTL, working with existing RTL, ensuring various customer configurations are clean as part of verification regressions, supporting customers, ensuring design is clean for LINT and CDC design guidelines.
Position Requirements:
+ BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer, with a large portion of the recent work experience on RTL design and development.
+ 6-16 years of core RTL Design experience using Verilog is a must.
+ System Verilog experience and experience with UVM based environment usage / debugging is required.
+ Architecture and design of CPU subsystem, including memory subsystem design, IO and cache subsystems is a must.
+ PCIe/CXL/IDE experience is highly desirable. Prior experience in implementation of complex protocols is desirable.
+ Prior experience in IP development teams would be an added advantage.
+ Scripting knowledge is an advantage.
We're doing work that matters. Help us solve what others can't.
Additional Jobs ( Employment Opportunity Policy:
Cadence is committed to equal employment opportunity throughout all levels of the organization.
+ Read the policy(opens in a new tab) ( welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact
Privacy Policy:
Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) ( .
E-Verify Cadence participates in the
E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) ( plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.
Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world's toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.
Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Position Description: ( RTL Design Engineer for Interface Controller IP development team.
+ Position is based in Bangalore or Noida.
+ The role is for PCIe Architect with ARM CPU subsystem architecture, including memory subsystem design, IO and cache subsystems.
+ The role would also include design and support of the RTL of the PCIe/CXL/IDE/UALink IP solution of Cadence.
+ The work involved will be addition of new features into the RTL, working with existing RTL, ensuring various customer configurations are clean as part of verification regressions, supporting customers, ensuring design is clean for LINT and CDC design guidelines.
Position Requirements:
+ BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer, with a large portion of the recent work experience on RTL design and development.
+ 6-16 years of core RTL Design experience using Verilog is a must.
+ System Verilog experience and experience with UVM based environment usage / debugging is required.
+ Architecture and design of CPU subsystem, including memory subsystem design, IO and cache subsystems is a must.
+ PCIe/CXL/IDE experience is highly desirable. Prior experience in implementation of complex protocols is desirable.
+ Prior experience in IP development teams would be an added advantage.
+ Scripting knowledge is an advantage.
We're doing work that matters. Help us solve what others can't.
Additional Jobs ( Employment Opportunity Policy:
Cadence is committed to equal employment opportunity throughout all levels of the organization.
+ Read the policy(opens in a new tab) ( welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact
Privacy Policy:
Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) ( .
E-Verify Cadence participates in the
E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) ( plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.
Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world's toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.
Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Is this job a match or a miss?
This advertiser has chosen not to accept applicants from your region.
9